

9334/DM9334 8-Bit Addressable Latch

General Description

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a oneof-eight decoder and demultiplexer with active level high outputs. The device also incorporates an active level low common clear for resetting all latches, as well as an active level low enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the low state. In the clear mode all outputs are low and unaffected by the address and data inputs.


When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.

Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability
- Alternate Military/Aerospace device (9334) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



©1995 National Semiconductor Corporation TL/F/6609

RRD-B30M105/Printed in U. S. A.

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0° to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param		Military			Units			
Symbol	Falali	Min	Nom	Max	Min	Nom	Мах	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High Level Input Volt	age	2			2			V
VIL	Low Level Input Volta	age			0.8			0.8	V
IOH	High Level Output Cu	urrent			-0.8			-0.8	mA
IOL	Low Level Output Cu			16			16	mA	
t _W	ENABLE Pulse Width (Fig. 1) (Note 4)	19	13		19	13		ns	
t _{SU}	Setup Time	Data 1 (Fig. 4)	20	13		20	13		
	(Note 4)	Data 0 (Fig. 4)	20	14		20	14		n 0
		Address (Fig. 6) (Note 1)	10	5		10	5		ns
t _H	Hold Time	Data 1 (Fig. 4)	0	-10		0	-10		
	(Note 4)	Data 0 (Fig. 4)	0	-13		0	-13		ns
T _A	Free Air Operating T	emperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	tions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I =$	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.6		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$	-		0.2	0.4	v
lj	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA
I _{IH}	High Level Input	V _{CC} = Max	E Input			60	μA
	Current	$V_{I} = 2.4V$	Others			40	μΛ
IIL	Low Level Input	V _{CC} = Max	E Input			-2.4	mA
	Current	$V_{I} = 0.4V$	Others			-1.6	
I _{OS}	Short Circuit	V _{CC} = Max	MIL	-30		-100	mA
	Output Current	(Note 3)	СОМ	-30		-100	
ICC	Supply Current	V _{CC} = Max			56	86	mA

Note 1: The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed without affecting the other latches.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.


C 1/7	mbol		Parameter				From (Input)			$R_{L} = 400\Omega, C_{L} = 15 pF$				Units
Зуі	IDU			га	amete	1	ר	o (Output)	Mir	n	I	Max	
t _{PLI}	н				on Dela	•		Enable to					28	ns
					<u> </u>			utput, Fig.	1					
t _{PH}	L				on Dela w Leve	l Output	0	Enable to utput, Fig.	1				27	ns
t _{PLI}	н				on Dela			Data to	2				35	ns
t _{PHL} Low to High Level							2				28			
High to Low Leve							2				ns			
t _{PLH} Propagation Dela Low to High Leve											35	ns		
t _{PH}	L		Pro	pagati	on Dela	y Time		Address to					35	ns
t _{PH}				·	ow Leve on Dela	l Output v Time		utput, Fig. Clear to	3					
чРП	L					Output	0	utput, Fig.	5				31	ns
								Memo						
						H L H	H L L		y High Eight el Demulti					
		Ir	nputs			L	L	Active Chann Clear	High Eight	plexer				Mode
Ē	Ē	lı D	nputs A0	A1	A2	L	L	Active Chann Clear	High Eight el Demulti	plexer	Q5	Q6	Q7	- Mode
<u>с</u>	Ē	1	r i	A 1 X	A2 X	L H Q0 L	L	Active Chann Clear Prese Q2 L	High Eight el Demulti nt Output Q3 L	plexer States		Q6	Q7 L	- Mode Clear
L	H	D X L	A0 X L	X L	X L	L H Q0 L L	L L Q1 L L	Active Chann Clear Prese Q2 L L	High Eight el Demulti nt Output Q3 L L	States Q4 L L	Q5 L	L	L	
L L L	H L L	D X L H	A0 X L L	X L L	X L L	L H Q0 L L H	L L Q1 L L L	Active Chann Clear Prese Q2 L L L	High Eight el Demulti nt Output Q3 L L L	States Q4 L L L	Q5 L L L	L L L	L L L	
L L L	H L L L	D X L H L	A0 X L L H	X L L L	X L L L	L H Q0 L H L H L	L L Q1 L L L L	Active Chann Clear Prese Q2 L L L L L	High Eight el Demulti nt Output Q3 L L L L	States Q4 L L L L	Q5 L L L L	L L L L	L L L	
L L L	H L L	D X L H	A0 X L L	X L L	X L L	L H Q0 L L H	L L Q1 L L L	Active Chann Clear Prese Q2 L L L	High Eight el Demulti nt Output Q3 L L L	States Q4 L L L	Q5 L L L	L L L	L L L	
L L L L	H L L L	D X L H L H	A0 X L L H	X L L L	X L L L	L H Q0 L H L H L	L L Q1 L L L L	Active Chann Clear Prese Q2 L L L L L	High Eight el Demulti nt Output Q3 L L L L	States Q4 L L L L	Q5 L L L L	L L L L	L L L	Clear
L L L •	H L L L • •	D X H L H •	A0 X L H H	X L L L • •	X L L L	L H Q0 L H L L L	L L L L L L H	Active Chann Clear Prese Q2 L L L L L	High Eigh el Demulti nt Output Q3 L L L L L L L S S S S S S S S S S S S	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear
L L L • • L	H L L • • L	D X L H L H H • H	A0 X L H H H	X L L L • •	X L L L H	L H Q0 L H L L L	L L Q1 L L L L	Active Chann Clear Prese Q2 L L L L L	High Eight el Demulti nt Output Q3 L L L L	States Q4 L L L L	Q5 L L L L	L L L L	L L L	Clear
L L L • • L	H L L H	D X L H L H • H X	A0 X L H H H	X L L L H X	X L L L H	L H Q0 L L H L L L L Q _{N-1}	L L L L L L H	Active Chann Clear Prese Q2 L L L L L L	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear
L L L L L H H	H L L L L L H L	D X L H L H • H X L	A0 X L L H H H X L	X L L L H X L	X L L L H X	L H Q0 L L H L L L Q _{N-1} L	L L L L L L H U L	Active Chann Clear Prese Q2 L L L L L	High Eigh el Demulti nt Output Q3 L L L L L L L S S S S S S S S S S S S	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear
L L L L L L H H	H L L L L H L L	D X L H L H • H X L H	A0 X L L H H H H X L L	X L L L H X L L	X L L H X L	L H Q0 L L L L L L L L L H H H	L L L L L L L L L L L L L L	Active Chann Clear Prese Q2 L L L L L L	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear
L L L L L H H H H	H L L H L L L L L	D X L H L H H X L H L L	A0 X L H H H X L L H	X L L L H X L L L L	X L L L L L X L L L	L H Q0 L L H L L L L H Q _{N-1}	L L L L L L L H U L L L L L L	Active Chann Clear Prese Q2 L L L L L L L L QN-1 QN-1 QN-1	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear Demultiplex Memory
L L L L H H H H H	H L L H L L L L L L	D X L H H • • H X L H L H	A0 X L L H H H H X L L	X L L L H X L L L L L	X L L H X L	L H Q0 L L L L L L L L L H H H	L L L L L L L L L L L L L L	Active Chann Clear Prese Q2 L L L L L L L L QN-1 QN-1 QN-1 QN-1 QN-1	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear Demultiplex Memory Addressable
L L L L L H H H H	H L L H L L	D X L H L H H X L H L L	A0 X L H H H X L L H	X L L L H X L L L L	X L L L L L X L L L	L H Q0 L L H L L L L H Q _{N-1}	L L L L L L L H U L L L L L L	Active Chann Clear Prese Q2 L L L L L L L	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear Demultiplex Memory
L L L L H H H H H	H L L H L L L L L L L	D X L H H • H X L H L H H •	A0 X L H H H X L L H	X L L L H X L L L L L	X L L L L L X L L L	L H Q0 L L H L L L L H Q _{N-1}	L L L L L L L H U L L L L L L	Active Chann Clear Prese Q2 L L L L L L L QN-1 QN-1 QN-1 QN-1 QN-1 QN-1 •	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear Demultiplex Memory Addressable
L L L L H H H H H H	H L L H L L L L L L L	D X L H H • H X L H H L H • •	A0 X L H H H X L L H	X L L L H X L L L L L	X L L L L L X L L L	L H Q0 L L H L L L L H Q _{N-1}	L L L L L L L H U L L L L L L	Active Chann Clear Prese Q2 L L L L L L S QN-1 QN-1 QN-1 QN-1 QN-1 QN-1 QN-1 QN-1	High Eigh el Demulti nt Output Q3 L L L L L L L L L L L L L	States Q4 L L L L L	Q5 L L L L	L L L L	L L L L	Clear Demultiplex Memory Addressable

L = Low Voltage Level

 $\begin{array}{l} H \ = \ High \ Voltage \ Level \\ Q_{N-1} \ = \ Previous \ Output \ State \end{array}$







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications